Viewing file:  neon-compare-5.c (1 KB) -rw-r--r--
Select action/file-type:
 (+) |  (+) |  (+) | Code (+) | Session (+) |  (+) | SDB (+) |  (+) |  (+) |  (+) |  (+) |  (+) |
/* { dg-do compile } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-O1 -ftree-vectorize -funsafe-math-optimizations" } */
/* { dg-add-options arm_neon } */
#define uneq(a, b) (!__builtin_islessgreater (a, b))
/* RTL's LTGT is a signaling comparison. */
#define ltgt(a, b) (a < b || b < a)
int x[16];
float a[16];
float b[16];
#define COMPARE(NAME) \
void \
cmp_##NAME##_reg (void) \
{ \
for (int i = 0; i < 16; ++i) \
x[i] = NAME (a[i], b[i]) ? 2 : 0; \
} \
\
void \
cmp_##NAME##_zero (void) \
{ \
for (int i = 0; i < 16; ++i) \
x[i] = NAME (a[i], 0) ? 2 : 0; \
}
typedef int int_vec __attribute__((vector_size(16)));
typedef float vec __attribute__((vector_size(16)));
COMPARE (uneq)
COMPARE (ltgt)
/* { dg-final { scan-assembler-times {\tvcgt.f32\tq[0-9]+, q[0-9]+, q[0-9]+\n} 4 } } */
/* { dg-final { scan-assembler-times {\tvcgt.f32\tq[0-9]+, q[0-9]+, #0\n} 2 } } */
/* { dg-final { scan-assembler-times {\tvclt.f32\tq[0-9]+, q[0-9]+, #0\n} 2 } } */
|
