Viewing file:  st1h_s32.c (3.51 KB) -rw-r--r--
Select action/file-type:
 (+) |  (+) |  (+) | Code (+) | Session (+) |  (+) | SDB (+) |  (+) |  (+) |  (+) |  (+) |  (+) |
/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" { target { ! ilp32 } } } } */
#include "test_sve_acle.h"
/*
** st1h_s32_base:
** st1h z0\.s, p0, \[x0\]
** ret
*/
TEST_STORE (st1h_s32_base, svint32_t, int16_t,
svst1h_s32 (p0, x0, z0),
svst1h (p0, x0, z0))
/*
** st1h_s32_index:
** st1h z0\.s, p0, \[x0, x1, lsl 1\]
** ret
*/
TEST_STORE (st1h_s32_index, svint32_t, int16_t,
svst1h_s32 (p0, x0 + x1, z0),
svst1h (p0, x0 + x1, z0))
/*
** st1h_s32_1:
** st1h z0\.s, p0, \[x0, #1, mul vl\]
** ret
*/
TEST_STORE (st1h_s32_1, svint32_t, int16_t,
svst1h_s32 (p0, x0 + svcntw (), z0),
svst1h (p0, x0 + svcntw (), z0))
/*
** st1h_s32_7:
** st1h z0\.s, p0, \[x0, #7, mul vl\]
** ret
*/
TEST_STORE (st1h_s32_7, svint32_t, int16_t,
svst1h_s32 (p0, x0 + svcntw () * 7, z0),
svst1h (p0, x0 + svcntw () * 7, z0))
/* Moving the constant into a register would also be OK. */
/*
** st1h_s32_8:
** incb x0, all, mul #4
** st1h z0\.s, p0, \[x0\]
** ret
*/
TEST_STORE (st1h_s32_8, svint32_t, int16_t,
svst1h_s32 (p0, x0 + svcntw () * 8, z0),
svst1h (p0, x0 + svcntw () * 8, z0))
/*
** st1h_s32_m1:
** st1h z0\.s, p0, \[x0, #-1, mul vl\]
** ret
*/
TEST_STORE (st1h_s32_m1, svint32_t, int16_t,
svst1h_s32 (p0, x0 - svcntw (), z0),
svst1h (p0, x0 - svcntw (), z0))
/*
** st1h_s32_m8:
** st1h z0\.s, p0, \[x0, #-8, mul vl\]
** ret
*/
TEST_STORE (st1h_s32_m8, svint32_t, int16_t,
svst1h_s32 (p0, x0 - svcntw () * 8, z0),
svst1h (p0, x0 - svcntw () * 8, z0))
/* Moving the constant into a register would also be OK. */
/*
** st1h_s32_m9:
** dech x0, all, mul #9
** st1h z0\.s, p0, \[x0\]
** ret
*/
TEST_STORE (st1h_s32_m9, svint32_t, int16_t,
svst1h_s32 (p0, x0 - svcntw () * 9, z0),
svst1h (p0, x0 - svcntw () * 9, z0))
/*
** st1h_vnum_s32_0:
** st1h z0\.s, p0, \[x0\]
** ret
*/
TEST_STORE (st1h_vnum_s32_0, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, 0, z0),
svst1h_vnum (p0, x0, 0, z0))
/*
** st1h_vnum_s32_1:
** st1h z0\.s, p0, \[x0, #1, mul vl\]
** ret
*/
TEST_STORE (st1h_vnum_s32_1, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, 1, z0),
svst1h_vnum (p0, x0, 1, z0))
/*
** st1h_vnum_s32_7:
** st1h z0\.s, p0, \[x0, #7, mul vl\]
** ret
*/
TEST_STORE (st1h_vnum_s32_7, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, 7, z0),
svst1h_vnum (p0, x0, 7, z0))
/* Moving the constant into a register would also be OK. */
/*
** st1h_vnum_s32_8:
** incb x0, all, mul #4
** st1h z0\.s, p0, \[x0\]
** ret
*/
TEST_STORE (st1h_vnum_s32_8, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, 8, z0),
svst1h_vnum (p0, x0, 8, z0))
/*
** st1h_vnum_s32_m1:
** st1h z0\.s, p0, \[x0, #-1, mul vl\]
** ret
*/
TEST_STORE (st1h_vnum_s32_m1, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, -1, z0),
svst1h_vnum (p0, x0, -1, z0))
/*
** st1h_vnum_s32_m8:
** st1h z0\.s, p0, \[x0, #-8, mul vl\]
** ret
*/
TEST_STORE (st1h_vnum_s32_m8, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, -8, z0),
svst1h_vnum (p0, x0, -8, z0))
/* Moving the constant into a register would also be OK. */
/*
** st1h_vnum_s32_m9:
** dech x0, all, mul #9
** st1h z0\.s, p0, \[x0\]
** ret
*/
TEST_STORE (st1h_vnum_s32_m9, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, -9, z0),
svst1h_vnum (p0, x0, -9, z0))
/* Using MUL to calculate an index would also be OK. */
/*
** st1h_vnum_s32_x1:
** cnth (x[0-9]+)
** madd (x[0-9]+), (x1, \1|\1, x1), x0
** st1h z0\.s, p0, \[\2\]
** ret
*/
TEST_STORE (st1h_vnum_s32_x1, svint32_t, int16_t,
svst1h_vnum_s32 (p0, x0, x1, z0),
svst1h_vnum (p0, x0, x1, z0))
|
