Viewing file:  min_u64.c (5.74 KB) -rw-r--r--
Select action/file-type:
 (+) |  (+) |  (+) | Code (+) | Session (+) |  (+) | SDB (+) |  (+) |  (+) |  (+) |  (+) |  (+) |
/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */
#include "test_sve_acle.h"
/*
** min_u64_m_tied1:
** umin z0\.d, p0/m, z0\.d, z1\.d
** ret
*/
TEST_UNIFORM_Z (min_u64_m_tied1, svuint64_t,
z0 = svmin_u64_m (p0, z0, z1),
z0 = svmin_m (p0, z0, z1))
/*
** min_u64_m_tied2:
** mov (z[0-9]+\.d), z0\.d
** movprfx z0, z1
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_Z (min_u64_m_tied2, svuint64_t,
z0 = svmin_u64_m (p0, z1, z0),
z0 = svmin_m (p0, z1, z0))
/*
** min_u64_m_untied:
** movprfx z0, z1
** umin z0\.d, p0/m, z0\.d, z2\.d
** ret
*/
TEST_UNIFORM_Z (min_u64_m_untied, svuint64_t,
z0 = svmin_u64_m (p0, z1, z2),
z0 = svmin_m (p0, z1, z2))
/*
** min_x0_u64_m_tied1:
** mov (z[0-9]+\.d), x0
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_ZX (min_x0_u64_m_tied1, svuint64_t, uint64_t,
z0 = svmin_n_u64_m (p0, z0, x0),
z0 = svmin_m (p0, z0, x0))
/*
** min_x0_u64_m_untied:
** mov (z[0-9]+\.d), x0
** movprfx z0, z1
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_ZX (min_x0_u64_m_untied, svuint64_t, uint64_t,
z0 = svmin_n_u64_m (p0, z1, x0),
z0 = svmin_m (p0, z1, x0))
/*
** min_1_u64_m_tied1:
** mov (z[0-9]+\.d), #1
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_Z (min_1_u64_m_tied1, svuint64_t,
z0 = svmin_n_u64_m (p0, z0, 1),
z0 = svmin_m (p0, z0, 1))
/*
** min_1_u64_m_untied: { xfail *-*-* }
** mov (z[0-9]+\.d), #1
** movprfx z0, z1
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_Z (min_1_u64_m_untied, svuint64_t,
z0 = svmin_n_u64_m (p0, z1, 1),
z0 = svmin_m (p0, z1, 1))
/*
** min_m1_u64_m:
** mov (z[0-9]+)\.b, #-1
** umin z0\.d, p0/m, z0\.d, \1\.d
** ret
*/
TEST_UNIFORM_Z (min_m1_u64_m, svuint64_t,
z0 = svmin_n_u64_m (p0, z0, -1),
z0 = svmin_m (p0, z0, -1))
/*
** min_u64_z_tied1:
** movprfx z0\.d, p0/z, z0\.d
** umin z0\.d, p0/m, z0\.d, z1\.d
** ret
*/
TEST_UNIFORM_Z (min_u64_z_tied1, svuint64_t,
z0 = svmin_u64_z (p0, z0, z1),
z0 = svmin_z (p0, z0, z1))
/*
** min_u64_z_tied2:
** movprfx z0\.d, p0/z, z0\.d
** umin z0\.d, p0/m, z0\.d, z1\.d
** ret
*/
TEST_UNIFORM_Z (min_u64_z_tied2, svuint64_t,
z0 = svmin_u64_z (p0, z1, z0),
z0 = svmin_z (p0, z1, z0))
/*
** min_u64_z_untied:
** (
** movprfx z0\.d, p0/z, z1\.d
** umin z0\.d, p0/m, z0\.d, z2\.d
** |
** movprfx z0\.d, p0/z, z2\.d
** umin z0\.d, p0/m, z0\.d, z1\.d
** )
** ret
*/
TEST_UNIFORM_Z (min_u64_z_untied, svuint64_t,
z0 = svmin_u64_z (p0, z1, z2),
z0 = svmin_z (p0, z1, z2))
/*
** min_x0_u64_z_tied1:
** mov (z[0-9]+\.d), x0
** movprfx z0\.d, p0/z, z0\.d
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_ZX (min_x0_u64_z_tied1, svuint64_t, uint64_t,
z0 = svmin_n_u64_z (p0, z0, x0),
z0 = svmin_z (p0, z0, x0))
/*
** min_x0_u64_z_untied:
** mov (z[0-9]+\.d), x0
** (
** movprfx z0\.d, p0/z, z1\.d
** umin z0\.d, p0/m, z0\.d, \1
** |
** movprfx z0\.d, p0/z, \1
** umin z0\.d, p0/m, z0\.d, z1\.d
** )
** ret
*/
TEST_UNIFORM_ZX (min_x0_u64_z_untied, svuint64_t, uint64_t,
z0 = svmin_n_u64_z (p0, z1, x0),
z0 = svmin_z (p0, z1, x0))
/*
** min_1_u64_z_tied1:
** mov (z[0-9]+\.d), #1
** movprfx z0\.d, p0/z, z0\.d
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_Z (min_1_u64_z_tied1, svuint64_t,
z0 = svmin_n_u64_z (p0, z0, 1),
z0 = svmin_z (p0, z0, 1))
/*
** min_1_u64_z_untied:
** mov (z[0-9]+\.d), #1
** (
** movprfx z0\.d, p0/z, z1\.d
** umin z0\.d, p0/m, z0\.d, \1
** |
** movprfx z0\.d, p0/z, \1
** umin z0\.d, p0/m, z0\.d, z1\.d
** )
** ret
*/
TEST_UNIFORM_Z (min_1_u64_z_untied, svuint64_t,
z0 = svmin_n_u64_z (p0, z1, 1),
z0 = svmin_z (p0, z1, 1))
/*
** min_u64_x_tied1:
** umin z0\.d, p0/m, z0\.d, z1\.d
** ret
*/
TEST_UNIFORM_Z (min_u64_x_tied1, svuint64_t,
z0 = svmin_u64_x (p0, z0, z1),
z0 = svmin_x (p0, z0, z1))
/*
** min_u64_x_tied2:
** umin z0\.d, p0/m, z0\.d, z1\.d
** ret
*/
TEST_UNIFORM_Z (min_u64_x_tied2, svuint64_t,
z0 = svmin_u64_x (p0, z1, z0),
z0 = svmin_x (p0, z1, z0))
/*
** min_u64_x_untied:
** (
** movprfx z0, z1
** umin z0\.d, p0/m, z0\.d, z2\.d
** |
** movprfx z0, z2
** umin z0\.d, p0/m, z0\.d, z1\.d
** )
** ret
*/
TEST_UNIFORM_Z (min_u64_x_untied, svuint64_t,
z0 = svmin_u64_x (p0, z1, z2),
z0 = svmin_x (p0, z1, z2))
/*
** min_x0_u64_x_tied1:
** mov (z[0-9]+\.d), x0
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_ZX (min_x0_u64_x_tied1, svuint64_t, uint64_t,
z0 = svmin_n_u64_x (p0, z0, x0),
z0 = svmin_x (p0, z0, x0))
/*
** min_x0_u64_x_untied:
** mov z0\.d, x0
** umin z0\.d, p0/m, z0\.d, z1\.d
** ret
*/
TEST_UNIFORM_ZX (min_x0_u64_x_untied, svuint64_t, uint64_t,
z0 = svmin_n_u64_x (p0, z1, x0),
z0 = svmin_x (p0, z1, x0))
/*
** min_1_u64_x_tied1:
** umin z0\.d, z0\.d, #1
** ret
*/
TEST_UNIFORM_Z (min_1_u64_x_tied1, svuint64_t,
z0 = svmin_n_u64_x (p0, z0, 1),
z0 = svmin_x (p0, z0, 1))
/*
** min_1_u64_x_untied:
** movprfx z0, z1
** umin z0\.d, z0\.d, #1
** ret
*/
TEST_UNIFORM_Z (min_1_u64_x_untied, svuint64_t,
z0 = svmin_n_u64_x (p0, z1, 1),
z0 = svmin_x (p0, z1, 1))
/*
** min_127_u64_x:
** umin z0\.d, z0\.d, #127
** ret
*/
TEST_UNIFORM_Z (min_127_u64_x, svuint64_t,
z0 = svmin_n_u64_x (p0, z0, 127),
z0 = svmin_x (p0, z0, 127))
/*
** min_128_u64_x:
** umin z0\.d, z0\.d, #128
** ret
*/
TEST_UNIFORM_Z (min_128_u64_x, svuint64_t,
z0 = svmin_n_u64_x (p0, z0, 128),
z0 = svmin_x (p0, z0, 128))
/*
** min_255_u64_x:
** umin z0\.d, z0\.d, #255
** ret
*/
TEST_UNIFORM_Z (min_255_u64_x, svuint64_t,
z0 = svmin_n_u64_x (p0, z0, 255),
z0 = svmin_x (p0, z0, 255))
/*
** min_256_u64_x:
** mov (z[0-9]+\.d), #256
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_Z (min_256_u64_x, svuint64_t,
z0 = svmin_n_u64_x (p0, z0, 256),
z0 = svmin_x (p0, z0, 256))
/*
** min_m2_u64_x:
** mov (z[0-9]+\.d), #-2
** umin z0\.d, p0/m, z0\.d, \1
** ret
*/
TEST_UNIFORM_Z (min_m2_u64_x, svuint64_t,
z0 = svmin_n_u64_x (p0, z0, -2),
z0 = svmin_x (p0, z0, -2))
|
