Viewing file:  divr_s32.c (4.98 KB) -rw-r--r--
Select action/file-type:
 (+) |  (+) |  (+) | Code (+) | Session (+) |  (+) | SDB (+) |  (+) |  (+) |  (+) |  (+) |  (+) |
/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */
#include "test_sve_acle.h"
/*
** divr_s32_m_tied1:
** sdivr z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_m_tied1, svint32_t,
z0 = svdivr_s32_m (p0, z0, z1),
z0 = svdivr_m (p0, z0, z1))
/*
** divr_s32_m_tied2:
** mov (z[0-9]+)\.d, z0\.d
** movprfx z0, z1
** sdivr z0\.s, p0/m, z0\.s, \1\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_m_tied2, svint32_t,
z0 = svdivr_s32_m (p0, z1, z0),
z0 = svdivr_m (p0, z1, z0))
/*
** divr_s32_m_untied:
** movprfx z0, z1
** sdivr z0\.s, p0/m, z0\.s, z2\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_m_untied, svint32_t,
z0 = svdivr_s32_m (p0, z1, z2),
z0 = svdivr_m (p0, z1, z2))
/*
** divr_w0_s32_m_tied1:
** mov (z[0-9]+\.s), w0
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_ZX (divr_w0_s32_m_tied1, svint32_t, int32_t,
z0 = svdivr_n_s32_m (p0, z0, x0),
z0 = svdivr_m (p0, z0, x0))
/*
** divr_w0_s32_m_untied:
** mov (z[0-9]+\.s), w0
** movprfx z0, z1
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_ZX (divr_w0_s32_m_untied, svint32_t, int32_t,
z0 = svdivr_n_s32_m (p0, z1, x0),
z0 = svdivr_m (p0, z1, x0))
/*
** divr_2_s32_m_tied1:
** mov (z[0-9]+\.s), #2
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_Z (divr_2_s32_m_tied1, svint32_t,
z0 = svdivr_n_s32_m (p0, z0, 2),
z0 = svdivr_m (p0, z0, 2))
/*
** divr_2_s32_m_untied: { xfail *-*-* }
** mov (z[0-9]+\.s), #2
** movprfx z0, z1
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_Z (divr_2_s32_m_untied, svint32_t,
z0 = svdivr_n_s32_m (p0, z1, 2),
z0 = svdivr_m (p0, z1, 2))
/*
** divr_m1_s32_m:
** mov (z[0-9]+)\.b, #-1
** sdivr z0\.s, p0/m, z0\.s, \1\.s
** ret
*/
TEST_UNIFORM_Z (divr_m1_s32_m, svint32_t,
z0 = svdivr_n_s32_m (p0, z0, -1),
z0 = svdivr_m (p0, z0, -1))
/*
** divr_s32_z_tied1:
** movprfx z0\.s, p0/z, z0\.s
** sdivr z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_z_tied1, svint32_t,
z0 = svdivr_s32_z (p0, z0, z1),
z0 = svdivr_z (p0, z0, z1))
/*
** divr_s32_z_tied2:
** movprfx z0\.s, p0/z, z0\.s
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_z_tied2, svint32_t,
z0 = svdivr_s32_z (p0, z1, z0),
z0 = svdivr_z (p0, z1, z0))
/*
** divr_s32_z_untied:
** (
** movprfx z0\.s, p0/z, z1\.s
** sdivr z0\.s, p0/m, z0\.s, z2\.s
** |
** movprfx z0\.s, p0/z, z2\.s
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** )
** ret
*/
TEST_UNIFORM_Z (divr_s32_z_untied, svint32_t,
z0 = svdivr_s32_z (p0, z1, z2),
z0 = svdivr_z (p0, z1, z2))
/*
** divr_w0_s32_z_tied1:
** mov (z[0-9]+\.s), w0
** movprfx z0\.s, p0/z, z0\.s
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_ZX (divr_w0_s32_z_tied1, svint32_t, int32_t,
z0 = svdivr_n_s32_z (p0, z0, x0),
z0 = svdivr_z (p0, z0, x0))
/*
** divr_w0_s32_z_untied:
** mov (z[0-9]+\.s), w0
** (
** movprfx z0\.s, p0/z, z1\.s
** sdivr z0\.s, p0/m, z0\.s, \1
** |
** movprfx z0\.s, p0/z, \1
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** )
** ret
*/
TEST_UNIFORM_ZX (divr_w0_s32_z_untied, svint32_t, int32_t,
z0 = svdivr_n_s32_z (p0, z1, x0),
z0 = svdivr_z (p0, z1, x0))
/*
** divr_2_s32_z_tied1:
** mov (z[0-9]+\.s), #2
** movprfx z0\.s, p0/z, z0\.s
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_Z (divr_2_s32_z_tied1, svint32_t,
z0 = svdivr_n_s32_z (p0, z0, 2),
z0 = svdivr_z (p0, z0, 2))
/*
** divr_2_s32_z_untied:
** mov (z[0-9]+\.s), #2
** (
** movprfx z0\.s, p0/z, z1\.s
** sdivr z0\.s, p0/m, z0\.s, \1
** |
** movprfx z0\.s, p0/z, \1
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** )
** ret
*/
TEST_UNIFORM_Z (divr_2_s32_z_untied, svint32_t,
z0 = svdivr_n_s32_z (p0, z1, 2),
z0 = svdivr_z (p0, z1, 2))
/*
** divr_s32_x_tied1:
** sdivr z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_x_tied1, svint32_t,
z0 = svdivr_s32_x (p0, z0, z1),
z0 = svdivr_x (p0, z0, z1))
/*
** divr_s32_x_tied2:
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_Z (divr_s32_x_tied2, svint32_t,
z0 = svdivr_s32_x (p0, z1, z0),
z0 = svdivr_x (p0, z1, z0))
/*
** divr_s32_x_untied:
** (
** movprfx z0, z1
** sdivr z0\.s, p0/m, z0\.s, z2\.s
** |
** movprfx z0, z2
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** )
** ret
*/
TEST_UNIFORM_Z (divr_s32_x_untied, svint32_t,
z0 = svdivr_s32_x (p0, z1, z2),
z0 = svdivr_x (p0, z1, z2))
/*
** divr_w0_s32_x_tied1:
** mov (z[0-9]+\.s), w0
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_ZX (divr_w0_s32_x_tied1, svint32_t, int32_t,
z0 = svdivr_n_s32_x (p0, z0, x0),
z0 = svdivr_x (p0, z0, x0))
/*
** divr_w0_s32_x_untied:
** mov z0\.s, w0
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_ZX (divr_w0_s32_x_untied, svint32_t, int32_t,
z0 = svdivr_n_s32_x (p0, z1, x0),
z0 = svdivr_x (p0, z1, x0))
/*
** divr_2_s32_x_tied1:
** mov (z[0-9]+\.s), #2
** sdivr z0\.s, p0/m, z0\.s, \1
** ret
*/
TEST_UNIFORM_Z (divr_2_s32_x_tied1, svint32_t,
z0 = svdivr_n_s32_x (p0, z0, 2),
z0 = svdivr_x (p0, z0, 2))
/*
** divr_2_s32_x_untied:
** mov z0\.s, #2
** sdiv z0\.s, p0/m, z0\.s, z1\.s
** ret
*/
TEST_UNIFORM_Z (divr_2_s32_x_untied, svint32_t,
z0 = svdivr_n_s32_x (p0, z1, 2),
z0 = svdivr_x (p0, z1, 2))
|
